Platform/ARM/VExpressPkg: Code first ACPI boot support with GICv5#931
Draft
LeviYeoReum wants to merge 5 commits intotianocore:masterfrom
Draft
Platform/ARM/VExpressPkg: Code first ACPI boot support with GICv5#931LeviYeoReum wants to merge 5 commits intotianocore:masterfrom
LeviYeoReum wants to merge 5 commits intotianocore:masterfrom
Conversation
Generate SRAT table. Signed-off-by: Yeoreum Yun <yeoreum.yun@arm.com>
This patch add support for GICv5 in FVP_RevC model. For this: - add IRS, ITSv5, IWB information. - add DSDT for GicV5. - update IORT information. - update Platform repository when GICv5 is supported. Signed-off-by: Sarah Walker <Sarah.Walker@arm.com>
Currently, platform coordinated LPI isn't supported with gic-v5. Therefore, disable it. Signed-off-by: Yeoreum Yun <yeoreum.yun@arm.com>
Update PCI interrupt value from SPI to IWB and _PRT table entry. Signed-off-by: Yeoreum Yun <yeoreum.yun@arm.com>
add documents for GICv5 support with FVP_RevC model. Signed-off-by: Yeoreum Yun <yeoreum.yun@arm.com>
Contributor
Author
|
Could you label this pr with type:code-first? I coudln't edit the labels of this PR.. |
3 tasks
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This patch set adds support for booting with GICv5
on the FVP_RevC platform.
To achieve this, it generates GICv5-related information
in the ACPI tables based on the code-first definitions described in [1].
All GICv5 structures and ACPI table updates are planned to
be published as part of ACPI 6.7.
Booting with GICv5 has been tested using
the corresponding GICv5-related kernel patches [2] and
with tianocore/edk2#11998 [4].
You can download the latest FVP_RevC model with GICv5 in [3].
Link: tianocore/edk2#11148 [1]
Link: https://lore.kernel.org/all/20251218-gicv5-host-acpi-v2-0-eec76cd1d40b@kernel.org/ [2]
LInk: https://developer.arm.com/Tools%20and%20Software/Fixed%20Virtual%20Platforms/Arm%20Architecture%20FVPs [3]
Resolve: tianocore/edk2#11148
Link: tianocore/edk2#11998 [4]
Co-developed-by: Sarah Walker Sarah.Walker@arm.com
Signed-off: Yeoreum Yun yeoreum.yun@arm.com