FPGA / RTL Design Engineer · IIT Palakkad Research Intern · ex-Vicharak · RISC-V · AXI4 · AI Accelerators
- Earth
-
18:02
(UTC -12:00) - https://devtyagi3909.github.io/dev-tyagi-portfolio/
- in/dev-tyagi3909
Highlights
- Pro
Pinned Loading
-
openhwgroup/cva6
openhwgroup/cva6 PublicThe CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
-
lowRISC/opentitan
lowRISC/opentitan PublicOpenTitan: Open source silicon root of trust
-
-
pulp-platform/riscv-dbg
pulp-platform/riscv-dbg PublicRISC-V Debug Support for our PULP RISC-V Cores
-
riscv-ooo-core
riscv-ooo-core PublicFull superscalar RV32I out-of-order processor with Tomasulos Algorithm, 7-stage pipeline, and UVM testbench. 1st Place + Special Jury Award — SanDisk Hardware Hackathon.
Verilog 12
-
constraintforge
constraintforge PublicProduction-grade FPGA timing constraint library for Xilinx UltraScale+. Modular, parametric XDC templates for high-speed digital design.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

