Skip to content

release/23.x: [LoongArch] Fix selection of BRCOND with constant conditions (#216027) #218856

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
llvmbot wants to merge 1 commit into
base: release/23.x
Choose a base branch
from
+53 −0
Open

release/23.x: [LoongArch] Fix selection of BRCOND with constant conditions (#216027) #218856

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions llvm/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -232,6 +232,9 @@ def : PatFPSetcc<SETUNE, FCMP_CUNE_S, FPR32>;
def : PatFPSetcc<SETUO, FCMP_CUN_S, FPR32>;
def : PatFPSetcc<SETLT, FCMP_CLT_S, FPR32>;

def : Pat<(loongarch_brcond (GRLenVT 0), bb:$imm21), (BNEZ R0, bb:$imm21)>;
def : Pat<(loongarch_brcond (GRLenVT 1), bb:$imm21), (BEQZ R0, bb:$imm21)>;

multiclass PatFPBrcond<CondCode cc, LAInst CmpInst, RegisterClass RegTy> {
def : Pat<(loongarch_brcond (NotBoolXor (GRLenVT (setcc RegTy:$fj, RegTy:$fk, cc))),
bb:$imm21),
Expand Down
50 changes: 50 additions & 0 deletions llvm/test/CodeGen/LoongArch/pr215935.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,50 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6
; RUN: llc --mtriple=loongarch64 -mattr=+lsx < %s | FileCheck %s

define i64 @brcond_const_1(i64 %0) nounwind {
; CHECK-LABEL: brcond_const_1:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: beqz $zero, .LBB0_2
; CHECK-NEXT: # %bb.1:
; CHECK-NEXT: move $a0, $zero
; CHECK-NEXT: ret
; CHECK-NEXT: .LBB0_2:
; CHECK-NEXT: ori $a0, $zero, 1
; CHECK-NEXT: ret
entry:
%2 = trunc i64 %0 to i32
%3 = trunc i64 %0 to i8
%4 = uitofp i8 %3 to double
%5 = and i32 %2, 255
%6 = uitofp i32 %5 to double
%7 = fcmp one double %4, %6
br i1 %7, label %8, label %9
8:
ret i64 0
9:
ret i64 1
}

define i64 @brcond_const_0(i64 %0) nounwind {
; CHECK-LABEL: brcond_const_0:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: bnez $zero, .LBB1_2
; CHECK-NEXT: # %bb.1:
; CHECK-NEXT: move $a0, $zero
; CHECK-NEXT: ret
; CHECK-NEXT: .LBB1_2:
; CHECK-NEXT: ori $a0, $zero, 1
; CHECK-NEXT: ret
entry:
%2 = trunc i64 %0 to i32
%3 = trunc i64 %0 to i8
%4 = uitofp i8 %3 to double
%5 = and i32 %2, 255
%6 = uitofp i32 %5 to double
%7 = fcmp oeq double %4, %6
br i1 %7, label %8, label %9
8:
ret i64 0
9:
ret i64 1
}
Loading