Skip to content

[PW_SID:1141484] Initial device tree support for StarFive JHB100 SoC - #2423

Open
linux-riscv-bot wants to merge 6 commits into
workflow__riscv__fixesfrom
pw1141484
Open

[PW_SID:1141484] Initial device tree support for StarFive JHB100 SoC#2423
linux-riscv-bot wants to merge 6 commits into
workflow__riscv__fixesfrom
pw1141484

Conversation

@linux-riscv-bot

Copy link
Copy Markdown

PR for series 1141484 applied to workflow__riscv__fixes

Name: Initial device tree support for StarFive JHB100 SoC
URL: https://patchwork.kernel.org/project/linux-riscv/list/?series=1141484
Version: 3

Linux RISC-V bot and others added 6 commits August 4, 2026 02:48
Add new compatible string for Dubhe-70.
Dubhe-70 is a low power RISC-V cpu core from StarFive Technology.

Signed-off-by: Ji Sheng Teoh <jisheng.teoh@starfivetech.com>
Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
Reviewed-by: Hal Feng <hal.feng@starfivetech.com>
Acked-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add compatible string for StarFive JHB100 plic.

Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Reviewed-by: Hal Feng <hal.feng@starfivetech.com>
Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add device tree bindings for the StarFive JHB100 RISC-V SoC.

Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
Reviewed-by: Hal Feng <hal.feng@starfivetech.com>
Acked-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
…tible

Add "starfive,jhb100-uart" compatible string, with "snps,dw-apb-uart"
as the fallback.

Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add JHB100 base dtsi and dts. Consist of 4 Dubhe-70 cores, CLINT, PLIC,
PMU, UART, INTC and 1GB DDR.

Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
build-rv32-defconfig
Desc: Builds riscv32 defconfig
Duration: 116.85 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
build-rv64-clang-allmodconfig
Desc: Builds riscv64 allmodconfig with Clang, and checks for errors and added warnings
Duration: 1100.46 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
build-rv64-gcc-allmodconfig
Desc: Builds riscv64 allmodconfig with GCC, and checks for errors and added warnings
Duration: 1409.39 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
build-rv64-nommu-k210-defconfig
Desc: Builds riscv64 defconfig with NOMMU for K210
Duration: 19.80 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
build-rv64-nommu-k210-virt
Desc: Builds riscv64 defconfig with NOMMU for the virt platform
Duration: 21.12 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
checkpatch
Desc: Runs checkpatch.pl on the patch
Duration: 0.61 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
dtb-warn-rv64
Desc: Checks for Device Tree warnings/errors
Duration: 78.01 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
header-inline
Desc: Detects static functions without inline keyword in header files
Duration: 0.22 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
kdoc
Desc: Detects for kdoc errors
Duration: 0.69 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
module-param
Desc: Detect module_param changes
Duration: 0.23 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
verify-fixes
Desc: Verifies that the Fixes: tags exist
Duration: 0.22 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 1: "[v3,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles"
verify-signedoff
Desc: Verifies that Signed-off-by: tags are correct
Duration: 0.25 seconds
Result: PASS

@linux-riscv-bot

Copy link
Copy Markdown
Author

Patch 2: "[v3,2/5] dt-bindings: interrupt-controller: Add StarFive JHB100 plic"
build-rv32-defconfig
Desc: Builds riscv32 defconfig
Duration: 116.84 seconds
Result: PASS

@linux-riscv-bot
linux-riscv-bot force-pushed the workflow__riscv__fixes branch 2 times, most recently from abf8962 to 9fa746d Compare August 8, 2026 18:30
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants