Implement synchronous pipeline for message streaming and update verification

[harL06]

• Added clock/reset and valid signals to the top-level pipeline
• Updated Verilog testbench for registered output timing
• Updated cocotb tests to use clocked simulation
• Preserved Python reference-model checking for fixed and randomised cases