Skip to content

Latest commit

 

History

44 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

dct-verifi

Discrete Cosine Transform verification in systemverilog and systemC

Verilator is being used to convert the dct rtl verilog file to systemC

IDCT

  • testbench can be found in folder ./xapp611/tb

Python

  • used to generate matrices to be driven to DUT
  • used opencv2 and numpy modules

Running

to run go to sim folder and do sh idct.sh or sh dct.sh appropriately

About

Discrete Cosine Transform verification in systemverilog and systemC

Topics

Resources

Stars

5 stars

Watchers

1 watching

Forks

Releases

Packages

Contributors

Languages