Popular repositories Loading

1. Logic-Gates-in-Verilog- Logic-Gates-in-Verilog- Public

   Verilog Code and Testbench for implementation of all basic digital logic gates using Gate, Dataflow, Behavioral Level Modelling.

2. Half-Adder-and-Half-Subtractor-in-Verilog- Half-Adder-and-Half-Subtractor-in-Verilog- Public

   Verilog implementation and testbench for Half Adder and Half Subtractor using multiple modeling styles.

3. Full-Adder-Full-Subtractor-Verilog Full-Adder-Full-Subtractor-Verilog Public

   Verilog implementation and testbench for Full Adder and Full Subtractor using multiple modeling styles.

4. 4-1_MUX-Verilog 4-1_MUX-Verilog Public

   Verilog Code and Testbench for implementation of 4:1 Multiplexer using multiple modeling styles.

5. 1-4_DEMUX-Verilog 1-4_DEMUX-Verilog Public

   Verilog Code and Testbench for implementation of 1:4 Demultiplexer using multiple modeling styles.

6. 4-Bit-Ripple-Carry-Adder 4-Bit-Ripple-Carry-Adder Public

   Design and simulation of 4 Bit Ripple Carry Adder using Verilog HDL with full adder instantiation modules and a verified testbench