Skip to content

Commit 632db90

Browse files
committed
Merge tag 'arm-soc/for-5.10/soc' of https://github.com/Broadcom/stblinux into arm/soc
This pull request contains Broadcom ARM-based SoCs changes for 5.10, please pull the following: - Florian adds debug UART entries for the 72164 and 72165 SoCs and updates ARCH_BRCMSTB to select CONFIG_BCM7038_L1_IRQ which is an interrupt controller used with the 7211 chip family * tag 'arm-soc/for-5.10/soc' of https://github.com/Broadcom/stblinux: ARM: brcmstb: Add debug UART entry for 72615 ARM: bcm: Enable BCM7038_L1_IRQ for ARCH_BRCMSTB ARM: brcmstb: Add debug UART entry for 72614 Link: https://lore.kernel.org/r/20200912032153.1216354-5-f.fainelli@gmail.com Signed-off-by: Olof Johansson <olof@lixom.net>
2 parents 0a29f7e + 4e5cafa commit 632db90

2 files changed

Lines changed: 16 additions & 11 deletions

File tree

arch/arm/include/debug/brcmstb.S

Lines changed: 15 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -32,6 +32,8 @@
3232
#define UARTA_7271 UARTA_7268
3333
#define UARTA_7278 REG_PHYS_ADDR_V7(0x40c000)
3434
#define UARTA_7216 UARTA_7278
35+
#define UARTA_72164 UARTA_7278
36+
#define UARTA_72165 UARTA_7278
3537
#define UARTA_7364 REG_PHYS_ADDR(0x40b000)
3638
#define UARTA_7366 UARTA_7364
3739
#define UARTA_74371 REG_PHYS_ADDR(0x406b00)
@@ -84,17 +86,19 @@ ARM_BE8( rev \rv, \rv )
8486
/* Chip specific detection starts here */
8587
20: checkuart(\rp, \rv, 0x33900000, 3390)
8688
21: checkuart(\rp, \rv, 0x72160000, 7216)
87-
22: checkuart(\rp, \rv, 0x72500000, 7250)
88-
23: checkuart(\rp, \rv, 0x72550000, 7255)
89-
24: checkuart(\rp, \rv, 0x72600000, 7260)
90-
25: checkuart(\rp, \rv, 0x72680000, 7268)
91-
26: checkuart(\rp, \rv, 0x72710000, 7271)
92-
27: checkuart(\rp, \rv, 0x72780000, 7278)
93-
28: checkuart(\rp, \rv, 0x73640000, 7364)
94-
29: checkuart(\rp, \rv, 0x73660000, 7366)
95-
30: checkuart(\rp, \rv, 0x07437100, 74371)
96-
31: checkuart(\rp, \rv, 0x74390000, 7439)
97-
32: checkuart(\rp, \rv, 0x74450000, 7445)
89+
22: checkuart(\rp, \rv, 0x07216400, 72164)
90+
23: checkuart(\rp, \rv, 0x07216500, 72165)
91+
24: checkuart(\rp, \rv, 0x72500000, 7250)
92+
25: checkuart(\rp, \rv, 0x72550000, 7255)
93+
26: checkuart(\rp, \rv, 0x72600000, 7260)
94+
27: checkuart(\rp, \rv, 0x72680000, 7268)
95+
28: checkuart(\rp, \rv, 0x72710000, 7271)
96+
29: checkuart(\rp, \rv, 0x72780000, 7278)
97+
30: checkuart(\rp, \rv, 0x73640000, 7364)
98+
31: checkuart(\rp, \rv, 0x73660000, 7366)
99+
32: checkuart(\rp, \rv, 0x07437100, 74371)
100+
33: checkuart(\rp, \rv, 0x74390000, 7439)
101+
34: checkuart(\rp, \rv, 0x74450000, 7445)
98102

99103
/* No valid UART found */
100104
90: mov \rp, #0

arch/arm/mach-bcm/Kconfig

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -208,6 +208,7 @@ config ARCH_BRCMSTB
208208
select ARM_GIC
209209
select ARM_ERRATA_798181 if SMP
210210
select HAVE_ARM_ARCH_TIMER
211+
select BCM7038_L1_IRQ
211212
select BRCMSTB_L2_IRQ
212213
select BCM7120_L2_IRQ
213214
select ARCH_HAS_HOLES_MEMORYMODEL

0 commit comments

Comments
 (0)