Skip to content

aiur: correct memory circuit width in statistics (size + 7)#501

Open
arthurpaulino wants to merge 1 commit into
mainfrom
ap/aiur-memory-width-stats
Open

aiur: correct memory circuit width in statistics (size + 7)#501
arthurpaulino wants to merge 1 commit into
mainfrom
ap/aiur-memory-width-stats

Conversation

@arthurpaulino

Copy link
Copy Markdown
Member

Mirrors crates/aiur/src/memory.rs: multiplicity + selector + pointer + size value columns, plus one lookup -> 2*(1+1) stage-2 columns. The old size + 11 over-counted every memory circuit by 4.

Re-pin all 56 kernel-check FFT costs from a full
lake test -- --ignored ixvm run (all green); every pin drops since the reported memory-circuit cost deflates. Actual proving cost is unchanged.

Closes #496

Mirrors crates/aiur/src/memory.rs: multiplicity + selector + pointer +
size value columns, plus one lookup -> 2*(1+1) stage-2 columns. The old
size + 11 over-counted every memory circuit by 4.

Re-pin all 56 kernel-check FFT costs from a full
`lake test -- --ignored ixvm` run (all green); every pin drops since
the reported memory-circuit cost deflates. Actual proving cost is
unchanged.
@arthurpaulino
arthurpaulino enabled auto-merge (squash) July 18, 2026 00:41
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Aiur statistics over-count memory circuit width by 4 columns

1 participant