Skip to content
View Holy-Mahdi's full-sized avatar
🎈
🎈
14 followers · 1 following

Achievements

Achievement: YOLOAchievement: Quickdraw

Achievements

Achievement: YOLOAchievement: Quickdraw

Highlights

  • Pro

Block or report Holy-Mahdi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Holy-Mahdi/README.md

Hi 👋, I'm Mahdi Mohammadi

Skills

Electrical Engineering Student | RTL Developer | AI & Computer Vision Enthusiast

I bridge the gap between High-level AI Algorithms and Low-level Hardware Implementation. Specializing in Digital Systems Design (FPGA/ASIC), Control Systems, and Hardware Acceleration for Image Processing.

🛠 Tech Stack & Tools

  • Hardware & HDL: SystemVerilog, Verilog, FPGA (Xilinx/Intel), ASIC Design Flow, Vivado, Quartus.
  • AI & Computer Vision: PyTorch, TensorFlow, OpenCV, Digital Image Processing (DIP).
  • Control & Simulation: MATLAB & Simulink, Control Theory, DSP.
  • Software: Python, C/C++, Linux.

🔭 Current Focus

  • Implementing Real-time Image Processing algorithms on FPGA.
  • Designing Hardware Accelerators for Deep Learning (NPU/TPU architectures).
  • Advanced Control Systems simulation and implementation.

Email LinkedIn

“The best way to predict the future is to invent it.” – Alan Kay

Pinned Loading

  1. MIPS-Single-Cycle MIPS-Single-Cycle Public

    A modular 32-bit Single-Cycle MIPS processor implementation in Verilog.

    Verilog

  2. parametric-ALU parametric-ALU Public

    A flexible, N-bit Parametric Arithmetic Logic Unit (ALU) designed in VHDL

    VHDL

  3. sv-axi-sram-controller sv-axi-sram-controller Public

    A SystemVerilog implementation of an AXI4-Lite to SRAM controller.

    SystemVerilog