Skip to content

Commit dc9e786

Browse files
jic23rafaeljw
authored andcommitted
docs: mm: numaperf.rst Add brief description for access class 1.
Try to make minimal changes to the document which already describes access class 0 in a generic fashion (including IO initiatiors that are not CPUs). Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
1 parent b9fffe4 commit dc9e786

1 file changed

Lines changed: 8 additions & 0 deletions

File tree

Documentation/admin-guide/mm/numaperf.rst

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -56,6 +56,11 @@ nodes' access characteristics share the same performance relative to other
5656
linked initiator nodes. Each target within an initiator's access class,
5757
though, do not necessarily perform the same as each other.
5858

59+
The access class "1" is used to allow differentiation between initiators
60+
that are CPUs and hence suitable for generic task scheduling, and
61+
IO initiators such as GPUs and NICs. Unlike access class 0, only
62+
nodes containing CPUs are considered.
63+
5964
================
6065
NUMA Performance
6166
================
@@ -88,6 +93,9 @@ The latency attributes are provided in nanoseconds.
8893
The values reported here correspond to the rated latency and bandwidth
8994
for the platform.
9095

96+
Access class 1 takes the same form but only includes values for CPU to
97+
memory activity.
98+
9199
==========
92100
NUMA Cache
93101
==========

0 commit comments

Comments
 (0)