Skip to content

Commit 1dc3262

Browse files
committed
Merge branch 'edac-drivers' into edac-updates-for-v5.10
Signed-off-by: Borislav Petkov <bp@suse.de>
2 parents b4210ea + e23a7cd commit 1dc3262

5 files changed

Lines changed: 436 additions & 0 deletions

File tree

Lines changed: 67 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,67 @@
1+
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/edac/amazon,al-mc-edac.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Amazon's Annapurna Labs Memory Controller EDAC
8+
9+
maintainers:
10+
- Talel Shenhar <talel@amazon.com>
11+
- Talel Shenhar <talelshenhar@gmail.com>
12+
13+
description: |
14+
EDAC node is defined to describe on-chip error detection and correction for
15+
Amazon's Annapurna Labs Memory Controller.
16+
17+
properties:
18+
19+
compatible:
20+
const: amazon,al-mc-edac
21+
22+
reg:
23+
maxItems: 1
24+
25+
"#address-cells":
26+
const: 2
27+
28+
"#size-cells":
29+
const: 2
30+
31+
interrupts:
32+
minItems: 1
33+
maxItems: 2
34+
items:
35+
- description: uncorrectable error interrupt
36+
- description: correctable error interrupt
37+
38+
interrupt-names:
39+
minItems: 1
40+
maxItems: 2
41+
items:
42+
- const: ue
43+
- const: ce
44+
45+
required:
46+
- compatible
47+
- reg
48+
- "#address-cells"
49+
- "#size-cells"
50+
51+
52+
examples:
53+
- |
54+
#include <dt-bindings/interrupt-controller/irq.h>
55+
soc {
56+
#address-cells = <2>;
57+
#size-cells = <2>;
58+
edac@f0080000 {
59+
#address-cells = <2>;
60+
#size-cells = <2>;
61+
compatible = "amazon,al-mc-edac";
62+
reg = <0x0 0xf0080000 0x0 0x00010000>;
63+
interrupt-parent = <&amazon_al_system_fabric>;
64+
interrupt-names = "ue";
65+
interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
66+
};
67+
};

MAINTAINERS

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -802,6 +802,13 @@ S: Maintained
802802
F: Documentation/devicetree/bindings/interrupt-controller/amazon,al-fic.txt
803803
F: drivers/irqchip/irq-al-fic.c
804804

805+
AMAZON ANNAPURNA LABS MEMORY CONTROLLER EDAC
806+
M: Talel Shenhar <talel@amazon.com>
807+
M: Talel Shenhar <talelshenhar@gmail.com>
808+
S: Maintained
809+
F: Documentation/devicetree/bindings/edac/amazon,al-mc-edac.yaml
810+
F: drivers/edac/al_mc_edac.c
811+
805812
AMAZON ANNAPURNA LABS THERMAL MMIO DRIVER
806813
M: Talel Shenhar <talel@amazon.com>
807814
S: Maintained

drivers/edac/Kconfig

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -100,6 +100,13 @@ config EDAC_AMD64_ERROR_INJECTION
100100
In addition, there are two control files, inject_read and inject_write,
101101
which trigger the DRAM ECC Read and Write respectively.
102102

103+
config EDAC_AL_MC
104+
tristate "Amazon's Annapurna Lab Memory Controller"
105+
depends on (ARCH_ALPINE || COMPILE_TEST)
106+
help
107+
Support for error detection and correction for Amazon's Annapurna
108+
Labs Alpine chips which allow 1 bit correction and 2 bits detection.
109+
103110
config EDAC_AMD76X
104111
tristate "AMD 76x (760, 762, 768)"
105112
depends on PCI && X86_32

drivers/edac/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -22,6 +22,7 @@ obj-$(CONFIG_EDAC_GHES) += ghes_edac.o
2222
edac_mce_amd-y := mce_amd.o
2323
obj-$(CONFIG_EDAC_DECODE_MCE) += edac_mce_amd.o
2424

25+
obj-$(CONFIG_EDAC_AL_MC) += al_mc_edac.o
2526
obj-$(CONFIG_EDAC_AMD76X) += amd76x_edac.o
2627
obj-$(CONFIG_EDAC_CPC925) += cpc925_edac.o
2728
obj-$(CONFIG_EDAC_I5000) += i5000_edac.o

0 commit comments

Comments
 (0)