Skip to content

Commit 6b5ef8c

Browse files
jamiegibbonsBartosz Golaszewski
authored andcommitted
dt-bindings: gpio: fix microchip #interrupt-cells
The GPIO controller on PolarFire SoC supports more than one type of interrupt and needs two interrupt cells. Fixes: 735806d ("dt-bindings: gpio: add bindings for microchip mpfs gpio") Signed-off-by: Jamie Gibbons <jamie.gibbons@microchip.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com> Link: https://patch.msgid.link/20260326-wise-gumdrop-49217723a72a@spud Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>
1 parent 310a4a9 commit 6b5ef8c

1 file changed

Lines changed: 2 additions & 2 deletions

File tree

Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -37,7 +37,7 @@ properties:
3737
const: 2
3838

3939
"#interrupt-cells":
40-
const: 1
40+
const: 2
4141

4242
ngpios:
4343
description:
@@ -86,7 +86,7 @@ examples:
8686
gpio-controller;
8787
#gpio-cells = <2>;
8888
interrupt-controller;
89-
#interrupt-cells = <1>;
89+
#interrupt-cells = <2>;
9090
interrupts = <53>, <53>, <53>, <53>,
9191
<53>, <53>, <53>, <53>,
9292
<53>, <53>, <53>, <53>,

0 commit comments

Comments
 (0)